Alpine Verification Meeting 2024

Abstraction-based model checking for real-time software-intensive system models

Dóra Cziborová

Critical Systems Research Group

Model checking

Model checking

Model checking – system models

Model checking – formal models

• **Intermediate formalisms**:

- **High-level** language constructs
- More **expressive** than low-level formal models
- Easier mapping from system models
- The **XSTS** formalism e**X**tended **S**ymbolic **T**ransition **S**ystem

Model checking – abstraction

Steps to verify timed software-intensive models

- I. An **intermediate formalism** is required
	- Existing formalism: timed automata
	- Extending the **XSTS** formalism by **timing**
- II. Supporting the **verification of timed XSTS models**
	- Usual challenges of timed verification
	- Challenges specific to the timed XSTS formalism

The XSTS formalism

Simple statechart model XSTS representation


```
type State : {Q}
ctrl var state : State = Q
var x : integer = \thetavar y : interger = 0
```

```
trans {
    if (state == Q) {
         choice {
             havoc x;
         } or {
            y := x + 1; }
 }
```


}

Assumption

assume $y > x;$

• XSTS extended by **clock variables** and **clock operations**

• XSTS extended by **clock variables** and **clock operations**

Clock set / reset

$$
c := 0;
$$

 $c := 500;$

• XSTS extended by **clock variables** and **clock operations**

• XSTS extended by **clock variables** and **clock operations**

1 st approach: transformation of TXSTS to XSTS

- Clocks to rational variables
- Clock operations to data operations

1 st approach: transformation of TXSTS to XSTS

- Clocks to rational variables
- Clock operations to data operations

1 st approach: transformation of TXSTS to XSTS

- Clocks to rational variables
- Clock operations to data operations

- Existing algorithms can be used without modification
- Efficient time abstraction techniques cannot be used

- Existing abstraction-based techniques: **lazy abstraction**, **CEGAR**
- Building on **combined abstraction**
	- Lazy abstraction for timing, CEGAR for data

- Existing abstraction-based techniques: **lazy abstraction**, **CEGAR**
- Building on **combined abstraction**
	- Lazy abstraction for timing, CEGAR for data

- Existing abstraction-based techniques: **lazy abstraction**, **CEGAR**
- Building on **combined abstraction**
	- Lazy abstraction for timing, CEGAR for data

- Existing abstraction-based techniques: **lazy abstraction**, **CEGAR**
- Building on **combined abstraction**
	- Lazy abstraction for timing, CEGAR for data

Existing algorithms presume that the results of operations can be computed individually for timing and data

- Existing abstraction-based techniques: **lazy abstraction**, **CEGAR**
- Building on **combined abstraction**
	- Lazy abstraction for timing, CEGAR for data

Existing algorithms presume that the results of operations can be computed individually for timing and data

• A **problematic example**, with data variable **x** and clock variable **c** if $((x == 0 & 8 & c > 500) || (x == 1 & 8 & c < 400))$ { ... }

- Existing abstraction-based techniques: **lazy abstraction**, **CEGAR**
- Building on **combined abstraction**
	- Lazy abstraction for timing, CEGAR for data

Existing algorithms presume that the results of operations can be computed individually for timing and data

- A **problematic example**, with data variable **x** and clock variable **c** if $((x == 0 & 8 & c > 500) || (x == 1 & 8 & c < 400))$ { ... }
- Solution: **control flow splitting**

if (b1) { assume x == 0 && c < 5; x := x + 1; } if (b2) { assume !(x == 0) || !(c < 5); c := 0; } Data Clock Constraints: • b1 xor b2 if (x == 0 && c < 5) { x := x + 1; } else { c := 0; } Data Clock

Boolean vars + constraints: satisfying assignment \leftrightarrow control flow

• b1 xor b2

Boolean vars + constraints: satisfying assignment \leftrightarrow control flow

ftsrg


```
if (b1) {
                                    assume x == 0;
                                    assume c < 5;
                                    x := x + 1;}
                               if (b2) {
                                     if (b3) {
                                         assume !(x == 0);}
                                    if (b4) {
                                         assume !(c < 5);}
                                    c := 0;}
                                                                      Constraints: 
                                                                      • b1 xor b2
                                                                      • b2 \Rightarrow(-b3\wedge b4)\vee(b3\wedge -b4)• \neg b2 \Rightarrow \neg b3• \neg b2 \Rightarrow \neg b4if (x == 0 & 88 & c < 5) {
    x := x + 1;} else {
    c := 0;}
```


Example – control flow with an SMT solver

```
if (x == 0 & 88 & c < 5) {
   x := x + 1;} else {
    c := 0;}
                             if (b1) { b1 = falseassume x == 0;
                                 assume c < 5;
                                 x := x + 1;
                             }
                             if (b2) { b2 = true
                                 if (b3) { b3 = trueassume !(x == 0);}
                                 if (b4) { b4 = falseassume !(c < 5);}
                                 c := 0;}
                                                                 Constraints: 
                                                                 • b1 xor b2
                                                                 • b2 \Rightarrow(-b3\wedge b4)\vee(b3\wedge -b4)• \neg b2 \Rightarrow \neg b3• \neg b2 \Rightarrow \neg b4
```


Example – control flow with an SMT solver

```
if (x == 0 & 88 & c < 5) {
   x := x + 1;} else {
    c := 0;}
                              if (b1) { b1 = falseassume x == 0;
                                  assume c < 5;
                                  x := x + 1;
                              }
                              if (b2) { b2 = true
                                  if (b3) { b3 = trueassume !(x == 0);}
                                   if (b4) { b4 = falseassume \lfloor (c \lt 5) \rfloor}
                                   c := 0;}
                                                                    Constraints: 
                                                                    • b1 xor b2
                                                                    • b2 \Rightarrow(-b3\wedge b4)\vee(b3\wedge -b4)• \neg b2 \Rightarrow \neg b3• \neg b2 \Rightarrow \neg b4assume !(x == 0);c := 0;
```


Example – control flow with an SMT solver

```
if (x == 0 & 88 & c < 5) {
   x := x + 1;} else {
    c := 0;}
                              if (b1) { b1 = falseassume x == 0;
                                  assume c < 5;
                                  x := x + 1;
                              }
                              if (b2) { b2 = true
                                  if (b3) { b3 = trueassume !(x == 0);}
                                  if (b4) { b4 = falseassume \lfloor (c \lt 5) \rfloor}
                                  c := 0;}
                                                                   Constraints: 
                                                                   • b1 xor b2
                                                                   • b2 \Rightarrow(-b3\wedge b4)\vee(b3\wedge -b4)• \neg b2 \Rightarrow \neg b3• \neg b2 \Rightarrow \neg b4assume !(x == 0);c := 0;assume !(c < 5);c := 0;assume x == 0;
     assume c < 5;
     x := x + 1;
```
Preliminary evaluation of the approaches

- Implemented in the **Theta** open source verification framework
- Two TXSTS models from Gamma engineering models:
	- Example model demonstrating the capabilities of Gamma: **crossroad**
	- Industrial case study: model of a **safety-critical railway protocol**
- 30 reachability properties, analyzed in two ways:
	- **Reachability** of a given state
	- **Timed reachability**: reachability of given state **under a given time limit**

Preliminary evaluation of the approaches

- 3 CPU cores, time limit of 20 minutes, memory limit of 15 GB
- Best configurations of both approaches compared: number of verified properties, with mean CPU time

- **Reachability**: same success rate, **time**→**data transf.** is faster
- **Timed** reachability: **control flow splitting** is more successful

