

# Challenges (and Solutions) in Memory-Model-Aware Verification

Levente Bajczi

September 6, 2024



# Challenges for Memory-Model-Aware Verification

Program

$$\begin{array}{l|l} \mathbf{x} := 0 & \\ \mathbf{x} := 1 & a := \mathbf{x} \\ \mathbf{x} := 2 & b := \mathbf{x} \end{array}$$

# Challenges for Memory-Model-Aware Verification

Program

$\mathbf{x} := 0$

$\mathbf{x} := 1$		$a := \mathbf{x}$
$\mathbf{x} := 2$		$b := \mathbf{x}$

$\xrightarrow{\text{po}}$	$\xrightarrow{\text{co}}$	$\xrightarrow{\text{rf}}$
Instruction order	Memory update order (W $\rightarrow$ W)	Dataflow (W $\rightarrow$ R)

$$\forall r^x \exists w^x : w^x \xrightarrow{\text{rf}} r^x$$
$$\forall w_1^x, w_2^x : w_1^x \xrightarrow{\text{co}} w_2^x \vee w_2^x \xrightarrow{\text{co}} w_1^x$$

# Challenges for Memory-Model-Aware Verification

## Program

$$\begin{array}{l|l}
 \mathbf{x} := 0 & \\
 \mathbf{x} := 1 & a := \mathbf{x} \\
 \mathbf{x} := 2 & b := \mathbf{x}
 \end{array}$$

$\xrightarrow{\text{po}}$  Instruction order  
 $\xrightarrow{\text{co}}$  Memory update order (W  $\rightarrow$  W)  
 $\xrightarrow{\text{rf}}$  Dataflow (W  $\rightarrow$  R)


$$\forall r^x \exists w^x : w^x \xrightarrow{\text{rf}} r^x \\
 \forall w_1^x, w_2^x : w_1^x \xrightarrow{\text{co}} w_2^x \vee w_2^x \xrightarrow{\text{co}} w_1^x$$

## Memory model (example)

$? \xrightarrow{\text{po}} ?$   
 $W \xrightarrow{\text{co}} W \rightarrow ? \overset{\text{hb}}{\dashrightarrow} ?$   
 $W \xrightarrow{\text{rf}} R$


# Challenges for Memory-Model-Aware Verification

## Program

$$\begin{array}{l}
 \mathbf{x} := 0 \\
 \mathbf{x} := 1 \quad \left| \quad a := \mathbf{x} \\
 \mathbf{x} := 2 \quad \left| \quad b := \mathbf{x}
 \end{array}$$


$$\forall r^x \exists w^x : w^x \xrightarrow{rf} r^x \\
 \forall w_1^x, w_2^x : w_1^x \xrightarrow{co} w_2^x \vee w_2^x \xrightarrow{co} w_1^x$$

## Memory model (example)



# Challenges for Memory-Model-Aware Verification


## Program

$$\begin{array}{l}
 \mathbf{x} := 0 \\
 \mathbf{x} := 1 \quad \left| \quad a := \mathbf{x} \\
 \mathbf{x} := 2 \quad \left| \quad b := \mathbf{x}
 \end{array}$$

$\xrightarrow{\text{po}}$  Instruction order  
 $\xrightarrow{\text{co}}$  Memory update order (W  $\rightarrow$  W)  
 $\xrightarrow{\text{rf}}$  Dataflow (W  $\rightarrow$  R)

$$\forall r^x \exists w^x : w^x \xrightarrow{\text{rf}} r^x \\
 \forall w_1^x, w_2^x : w_1^x \xrightarrow{\text{co}} w_2^x \vee w_2^x \xrightarrow{\text{co}} w_1^x$$

## Memory model (example)



Find **co** and **rf** for a given **po** such that **hb** is acyclic.

# Challenges for Memory-Model-Aware Verification


## Program

$$\begin{array}{l}
 \mathbf{x} := 0 \\
 \mathbf{x} := 1 \quad \left| \quad a := \mathbf{x} \\
 \mathbf{x} := 2 \quad \left| \quad b := \mathbf{x}
 \end{array}$$

$\xrightarrow{\text{po}}$  Instruction order  
 $\xrightarrow{\text{co}}$  Memory update order (W  $\rightarrow$  W)  
 $\xrightarrow{\text{rf}}$  Dataflow (W  $\rightarrow$  R)

$$\forall r^x \exists w^x : w^x \xrightarrow{\text{rf}} r^x \\
 \forall w_1^x, w_2^x : w_1^x \xrightarrow{\text{co}} w_2^x \vee w_2^x \xrightarrow{\text{co}} w_1^x$$

## Memory model (example)



Witnesses?

Safety?

Tools?

Find **co** and **rf** for a given **po** such that **hb** is acyclic.

# Memory-Model-Aware Verification

$$\begin{array}{l} \mathbf{x} := 0, \mathbf{y} := 0 \\ \mathbf{x} := 1 \quad | \quad i := \mathbf{y} \\ \mathbf{y} := 1 \quad | \quad j := \mathbf{x} \\ \neg(i = 1 \wedge j = 0) \end{array}$$


Program with property







# Memory-Model-Aware Verification

$$\begin{array}{l} \mathbf{x} := 0, \mathbf{y} := 0 \\ \mathbf{x} := 1 \quad | \quad i := \mathbf{y} \\ \mathbf{y} := 1 \quad | \quad j := \mathbf{x} \\ \neg(i = 1 \wedge j = 0) \end{array}$$


Program with property

CEx. candidate(s) (*obeying axioms*)


**Sequential Consistency**

*All instructions execute in-order*  
Safe (inconsistent)

**Total Store Order**

*Indep. W->R order is not obeyed*  
Safe (inconsistent)

# Memory-Model-Aware Verification

$$\begin{array}{l} \mathbf{x} := 0, \mathbf{y} := 0 \\ \mathbf{x} := 1 \quad | \quad i := \mathbf{y} \\ \mathbf{y} := 1 \quad | \quad j := \mathbf{x} \\ \neg(i = 1 \wedge j = 0) \end{array}$$


Program with property

CEx. candidate(s) (*obeying axioms*)

**Sequential Consistency**

*All instructions execute in-order*  
Safe (inconsistent)

**Total Store Order**

*Indep. W->R order is not obeyed*  
Safe (inconsistent)

**Partial Store Order**

*Indep. W->? order is not obeyed*  
Unsafe (consistent)

# State-of-the-Art Tools

## Exhaustive Enumeration

- ▶ Generate execution candidates, and check their consistency

### **Herd7**

(memory model simulator)

- ▶ Litmus tests
- ▶ CAT memory model

# State-of-the-Art Tools

## Exhaustive Enumeration

- ▶ Generate execution candidates, and check their consistency

### **Herd7**

(memory model simulator)

- ▶ Litmus tests
- ▶ CAT memory model

## Stateless Model Checking

- ▶ Generate increasingly larger, always consistent executions (traces)

### **GenMC, Nidhugg, ...**

- ▶ (Subset of) C11
- ▶ Custom library / hardcoded

# State-of-the-Art Tools

## Exhaustive Enumeration

- ▶ Generate execution candidates, and check their consistency

### **Herd7**

(memory model simulator)

- ▶ Litmus tests
- ▶ CAT memory model

## Stateless Model Checking

- ▶ Generate increasingly larger, always consistent executions (traces)

### **GenMC, Nidhugg, ...**

- ▶ (Subset of) C11
- ▶ Custom library / hardcoded

## Bounded Model Checking

- ▶ Encode constraints of the memory model in the SMT query

### **Dartagnan**

- ▶ (SV-COMP flavored) C
- ▶ Subset of CAT

# State-of-the-Art Tools

## Exhaustive Enumeration

- ▶ Generate execution candidates, and check their consistency

### Herd7

(memory model simulator)

- ▶ Litmus tests
- ▶ CAT memory model

## Stateless Model Checking

- ▶ Generate increasingly larger, always consistent executions (traces)

### GenMC, Nidhugg, ...

- ▶ (Subset of) C11
- ▶ Custom library / hardcoded

## Bounded Model Checking

- ▶ Encode constraints of the memory model in the SMT query


### Dartagnan

- ▶ (SV-COMP flavored) C
- ▶ Subset of CAT

- ▶ (Almost) no interoperability
- ▶ Verdicts are not verifiable (*Dartagnan does produce witnesses for SC*)



# Witnesses for Violations (in Witness Format 2!)




PSO

*Indep. W->? order is not obeyed*

**Unsafe (consistent)**

# Witnesses for Violations (in Witness Format 2!)

Thread 0	waypoint type	value	line	column
Thread 1				
Thread 2				




PSO

*Indep. W->? order is not obeyed*

**Unsafe (consistent)**

# Witnesses for Violations (in Witness Format 2!)

Thread 0	waypoint type	value	line	column
Thread 1	thread_start	1, 2	1	0
Thread 2	target	-	2	end




PSO

*Indep. W->? order is not obeyed*

**Unsafe (consistent)**

# Witnesses for Violations (in Witness Format 2!)

Thread 0	waypoint type	value	line	column
	assume	$\backslash at(\mathbf{x}, 0) = 0$	0	<i>middle</i>
	assume	$\backslash at(\mathbf{y}, 0) = 0$	0	<i>end</i>
	thread_start	1, 2	1	0
Thread 1				
<hr/>				
Thread 2				
<hr/>				
	target	-	2	<i>end</i>



## PSO

*Indep. W->? order is not obeyed*


**Unsafe (consistent)**

- ▶  $\backslash at(\mathbf{e}, \mathbf{id})$ : Built-in ACSL construct (*abused a bit*)
  - ▶ [...] referring to the value of the expression  $\mathbf{e}$  in the state at label  $\mathbf{id}$  [ACSL 1.20]
  - ▶ Our *state labels* are integers, and denote ordering of memory events.



# Witnesses for Violations (in Witness Format 2!)

Thread 0	waypoint type	value	line	column
	assume	$\backslash at(\mathbf{x}, 0) = 0$	0	<i>middle</i>
	assume	$\backslash at(\mathbf{y}, 0) = 0$	0	<i>end</i>
	thread_start	1, 2	1	0
Thread 1				
	assume	$\backslash at(\mathbf{x}, 1) = 1$	1	<i>end</i>
	assume	$\backslash at(\mathbf{y}, 1) = 1$	2	<i>end</i>
Thread 2				
	assume	$i = \backslash at(\mathbf{x}, 1)$	1	<i>end</i>
	assume	$j = \backslash at(\mathbf{y}, 0)$	2	<i>end</i>
	target	-	2	<i>end</i>



## PSO

*Indep. W->? order is not obeyed*

**Unsafe (consistent)**

- ▶  $\backslash at(\mathbf{e}, \mathbf{id})$ : Built-in ACSL construct (*abused a bit*)
  - ▶ [...] referring to the value of the expression  $\mathbf{e}$  in the state at label  $\mathbf{id}$  [ACSL 1.20]
  - ▶ Our *state labels* are integers, and denote ordering of memory events.

# Witnesses for Correctness

$$\begin{array}{l} \mathbf{x} := 0, \mathbf{y} := 0 \\ \mathbf{x} := 1 \quad | \quad i := \mathbf{y} \\ \mathbf{y} := 1 \quad | \quad j := \mathbf{x} \\ \neg(i = 1 \wedge j = 0) \end{array}$$

SC

*All instructions execute in-order*

Safe (inconsistent)

# Witnesses for Correctness

invariant type

value

line

column

---

$\mathbf{x} := 0, \mathbf{y} := 0$

$\mathbf{x} := 1 \quad | \quad i := \mathbf{y}$   
 $\mathbf{y} := 1 \quad | \quad j := \mathbf{x}$

$\neg(i = 1 \wedge j = 0)$

SC

*All instructions execute in-order*

Safe (inconsistent)



# Witnesses for Correctness

invariant type	value	line	column
location	$\backslash at(\mathbf{x}, 0) = 0$	0	<i>middle</i>
location	$\backslash at(\mathbf{y}, 0) = 0$	0	<i>end</i>
location	$\backslash at(\mathbf{x}, 1) = 1$	1 ( <i>left</i> )	<i>end</i>
location	$\backslash at(\mathbf{y}, 1) = 1$	2 ( <i>left</i> )	<i>end</i>

$\mathbf{x} := 0, \mathbf{y} := 0$   
 $\mathbf{x} := 1 \quad | \quad i := \mathbf{y}$   
 $\mathbf{y} := 1 \quad | \quad j := \mathbf{x}$   
 $\neg(i = 1 \wedge j = 0)$

SC

*All instructions execute in-order*

Safe (inconsistent)

# Witnesses for Correctness

invariant type	value	line	column
location	$\backslash at(\mathbf{x}, 0) = 0$	0	<i>middle</i>
location	$\backslash at(\mathbf{y}, 0) = 0$	0	<i>end</i>
location	$\backslash at(\mathbf{x}, 1) = 1$	1 ( <i>left</i> )	<i>end</i>
location	$\backslash at(\mathbf{y}, 1) = 1$	2 ( <i>left</i> )	<i>end</i>
location	$\exists a : a \in \{0, 1\}$ $i = \backslash at(\mathbf{x}, a)$	1 ( <i>right</i> )	<i>end</i>

$$\begin{array}{l}
 \mathbf{x} := 0, \mathbf{y} := 0 \\
 \mathbf{x} := 1 \quad | \quad i := \mathbf{y} \\
 \mathbf{y} := 1 \quad | \quad j := \mathbf{x} \\
 \neg(i = 1 \wedge j = 0)
 \end{array}$$

SC

All instructions execute in-order  
Safe (inconsistent)

► *state labels* are **symbolic** integers, and denote ordering of memory events.

# Witnesses for Correctness

invariant type	value	line	column
location	$\backslash at(\mathbf{x}, 0) = 0$	0	<i>middle</i>
location	$\backslash at(\mathbf{y}, 0) = 0$	0	<i>end</i>
location	$\backslash at(\mathbf{x}, 1) = 1$	1 ( <i>left</i> )	<i>end</i>
location	$\backslash at(\mathbf{y}, 1) = 1$	2 ( <i>left</i> )	<i>end</i>
location	$\exists a : a \in \{0, 1\}$ $i = \backslash at(\mathbf{x}, a)$	1 ( <i>right</i> )	<i>end</i>
location	$\exists a, b : a, b \in \{0, 1\}$ $j = \backslash at(\mathbf{y}, a)$ $i = \backslash at(\mathbf{x}, b)$ $b = 1 \implies a = 1$	2 ( <i>right</i> )	<i>end</i>

$\mathbf{x} := 0, \mathbf{y} := 0$

$\mathbf{x} := 1 \quad | \quad i := \mathbf{y}$   
 $\mathbf{y} := 1 \quad | \quad j := \mathbf{x}$

$\neg(i = 1 \wedge j = 0)$

SC

All instructions execute in-order

Safe (inconsistent)

▶ *state labels* are **symbolic** integers, and denote ordering of memory events.

# Witnesses for Correctness

invariant type	value	line	column
location	$\backslash at(\mathbf{x}, 0) = 0$	0	<i>middle</i>
location	$\backslash at(\mathbf{y}, 0) = 0$	0	<i>end</i>
location	$\backslash at(\mathbf{x}, 1) = 1$	1 ( <i>left</i> )	<i>end</i>
location	$\backslash at(\mathbf{y}, 1) = 1$	2 ( <i>left</i> )	<i>end</i>
location	$\exists a : a \in \{0, 1\}$ $i = \backslash at(\mathbf{x}, a)$	1 ( <i>right</i> )	<i>end</i>
location	$\exists a, b : a, b \in \{0, 1\}$ $j = \backslash at(\mathbf{y}, a)$ $i = \backslash at(\mathbf{x}, b)$ $b = 1 \implies a = 1$	2 ( <i>right</i> )	<i>end</i>
location	$\neg(i = 1 \wedge j = 0)$	2 ( <i>right</i> )	<i>end</i>

$\mathbf{x} := 0, \mathbf{y} := 0$

$\mathbf{x} := 1 \quad | \quad i := \mathbf{y}$   
 $\mathbf{y} := 1 \quad | \quad j := \mathbf{x}$

$\neg(i = 1 \wedge j = 0)$

SC

All instructions execute in-order  
 Safe (inconsistent)

► *state labels* are **symbolic** integers, and denote ordering of memory events.

# Witnesses for Correctness

invariant type	value	line	column
location	$\backslash at(\mathbf{x}, 0) = 0$	0	<i>middle</i>
location	$\backslash at(\mathbf{y}, 0) = 0$	0	<i>end</i>
location	$\backslash at(\mathbf{x}, 1) = 1$	1 ( <i>left</i> )	<i>end</i>
location	$\backslash at(\mathbf{y}, 1) = 1$	2 ( <i>left</i> )	<i>end</i>
location	$\exists a : a \in \{0, 1\}$ $i = \backslash at(\mathbf{x}, a)$	1 ( <i>right</i> )	<i>end</i>
location	$\exists a, b : a, b \in \{0, 1\}$ $j = \backslash at(\mathbf{y}, a)$ $i = \backslash at(\mathbf{x}, b)$ $b = 1 \implies a = 1$	2 ( <i>right</i> )	<i>end</i>
location	$\neg(i = 1 \wedge j = 0)$	2 ( <i>right</i> )	<i>end</i>

$\mathbf{x} := 0, \mathbf{y} := 0$

$\mathbf{x} := 1 \quad | \quad i := \mathbf{y}$   
 $\mathbf{y} := 1 \quad | \quad j := \mathbf{x}$

$\neg(i = 1 \wedge j = 0)$


SC

All instructions execute in-order  
 Safe (inconsistent)

► *state labels* are **symbolic** integers, and denote ordering of memory events.


*Where do invariants come from?*

# CHC Crash Course



```
int x = 0;
while(x <= 5)
  x++;
assert(x == 5);
```


# CHC Crash Course



$$TARGET(vars') \leftarrow SRC(vars) \wedge edge(vars, vars')$$

```
int x = 0;
while(x <= 5)
  x++;
assert(x == 5);
```

# CHC Crash Course




```
int x = 0;
while(x <= 5)
  x++;
assert(x == 5);
```

$$TARGET(vars') \leftarrow SRC(vars) \wedge edge(vars, vars')$$

$$L_0(x) \leftarrow \top$$



# CHC Crash Course




```
int x = 0;
while(x <= 5)
  x++;
assert(x == 5);
```

$TARGET(vars') \leftarrow SRC(vars) \wedge edge(vars, vars')$

$L_0(x) \leftarrow \top$   
 $\forall x : L_0(x)$

# CHC Crash Course




```
int x = 0;
while(x <= 5)
    x++;
assert(x == 5);
```

$TARGET(vars') \leftarrow SRC(vars) \wedge edge(vars, vars')$

$L_0(x) \leftarrow \top$   
 $\forall x : L_0(x)$   
 $L_1(x') \leftarrow L_0(x) \wedge x' = 0$

# CHC Crash Course




```
int x = 0;
while(x <= 5)
  x++;
assert(x == 5);
```

$TARGET(vars') \leftarrow SRC(vars) \wedge edge(vars, vars')$

$$L_0(x) \leftarrow \top$$
$$L_1(x') \leftarrow \begin{array}{l} \forall x : L_0(x) \\ L_0(x) \wedge x' = 0 \\ L_1(0) \end{array}$$

# CHC Crash Course



```
int x = 0;
while(x <= 5)
  x++;
assert(x == 5);
```

$TARGET(vars') \leftarrow SRC(vars) \wedge edge(vars, vars')$

$L_0(x) \leftarrow \top$


$\forall x : L_0(x)$

$L_1(x') \leftarrow L_0(x) \wedge x' = 0$

$L_1(0)$

$L_1(x') \leftarrow L_1(x) \wedge x \leq 5 \wedge x' = x + 1$

# CHC Crash Course



```
int x = 0;
while(x <= 5)
  x++;
assert(x == 5);
```

$TARGET(vars') \leftarrow SRC(vars) \wedge edge(vars, vars')$

$L_0(x) \leftarrow \top$

$\forall x : L_0(x)$


$L_1(x') \leftarrow L_0(x) \wedge x' = 0$

$L_1(0)$

$L_1(x') \leftarrow L_1(x) \wedge x \leq 5 \wedge x' = x + 1$

$L_2(1),$

# CHC Crash Course



```
int x = 0;
while(x <= 5)
  x++;
assert(x == 5);
```

$TARGET(vars') \leftarrow SRC(vars) \wedge edge(vars, vars')$

$L_0(x) \leftarrow \top$

$\forall x : L_0(x)$


$L_1(x') \leftarrow L_0(x) \wedge x' = 0$

$L_1(0)$

$L_1(x') \leftarrow L_1(x) \wedge x \leq 5 \wedge x' = x + 1$

$L_2(1), L_1(2),$

# CHC Crash Course



```
int x = 0;
while(x <= 5)
    x++;
assert(x == 5);
```

$TARGET(vars') \leftarrow SRC(vars) \wedge edge(vars, vars')$

$L_0(x) \leftarrow \top$

$\forall x : L_0(x)$


$L_1(x') \leftarrow L_0(x) \wedge x' = 0$

$L_1(0)$

$L_1(x') \leftarrow L_1(x) \wedge x \leq 5 \wedge x' = x + 1$

$L_2(1), L_1(2), L_1(3),$

# CHC Crash Course



```
int x = 0;
while(x <= 5)
    x++;
assert(x == 5);
```

$TARGET(vars') \leftarrow SRC(vars) \wedge edge(vars, vars')$

$L_0(x) \leftarrow \top$

$\forall x : L_0(x)$

$L_1(x') \leftarrow L_0(x) \wedge x' = 0$


$L_1(0)$

$L_1(x') \leftarrow L_1(x) \wedge x \leq 5 \wedge x' = x + 1$

$L_2(1), L_1(2), L_1(3), L_1(4),$



# CHC Crash Course



```
int x = 0;
while(x <= 5)
    x++;
assert(x == 5);
```

$TARGET(vars') \leftarrow SRC(vars) \wedge edge(vars, vars')$

$L_0(x) \leftarrow \top$

$\forall x : L_0(x)$


$L_1(x') \leftarrow L_0(x) \wedge x' = 0$

$L_1(0)$

$L_1(x') \leftarrow L_1(x) \wedge x \leq 5 \wedge x' = x + 1$

$L_2(1), L_1(2), L_1(3), L_1(4), L_1(5),$

# CHC Crash Course



```
int x = 0;
while(x <= 5)
    x++;
assert(x == 5);
```

$TARGET(vars') \leftarrow SRC(vars) \wedge edge(vars, vars')$

$L_0(x) \leftarrow \top$

$\forall x : L_0(x)$


$L_1(x') \leftarrow L_0(x) \wedge x' = 0$

$L_1(0)$

$L_1(x') \leftarrow L_1(x) \wedge x \leq 5 \wedge x' = x + 1$

$L_2(1), L_1(2), L_1(3), L_1(4), L_1(5), L_1(6)$

# CHC Crash Course



```
int x = 0;
while(x <= 5)
    x++;
assert(x == 5);
```

$TARGET(vars') \leftarrow SRC(vars) \wedge edge(vars, vars')$

$L_0(x) \leftarrow \top$

$\forall x : L_0(x)$

$L_1(x') \leftarrow L_0(x) \wedge x' = 0$


$L_1(0)$

$L_1(x') \leftarrow L_1(x) \wedge x \leq 5 \wedge x' = x + 1$

$L_2(1), L_1(2), L_1(3), L_1(4), L_1(5), L_1(6)$

$L_2(x) \leftarrow L_1(x) \wedge !(x \leq 5)$

# CHC Crash Course



$TARGET(vars') \leftarrow SRC(vars) \wedge edge(vars, vars')$

$L_0(x) \leftarrow \top$

$\forall x : L_0(x)$

$L_1(x') \leftarrow L_0(x) \wedge x' = 0$

$L_1(0)$


$L_1(x') \leftarrow L_1(x) \wedge x \leq 5 \wedge x' = x + 1$

$L_2(1), L_1(2), L_1(3), L_1(4), L_1(5), L_1(6)$

$L_2(x) \leftarrow L_1(x) \wedge !(x \leq 5)$

$L_2(6)$

# CHC Crash Course



$$TARGET(vars') \leftarrow SRC(vars) \wedge edge(vars, vars')$$

$$\begin{aligned} L_0(x) &\leftarrow \top \\ L_1(x') &\leftarrow \forall x : L_0(x) \wedge x' = 0 \\ L_1(x') &\leftarrow L_1(x) \wedge x \leq 5 \wedge x' = x + 1 \\ L_2(x) &\leftarrow L_1(x) \wedge \neg(x \leq 5) \\ \perp &\leftarrow L_2(x) \wedge \neg(x = 5) \end{aligned}$$

# Constrained Horn Clauses for Weak Memory (Level 1)

**flag<sub>0</sub> := 0, flag<sub>1</sub> := 0, turn := 0, cnt := 0**

$L_0$	<b>flag<sub>0</sub> := 1</b>	<b>flag<sub>1</sub> := 1</b>
$L_1$	<b>turn := 1</b>	<b>turn := 0</b>
	<i>do</i> {	<i>do</i> {
$L_2$	$a := \mathbf{flag}_1$	$a := \mathbf{flag}_0$
$L_3$	$b := \mathbf{turn}$	$b := \mathbf{turn}$
$L_4$	<i>}while</i> ( $a \wedge b$ )	<i>}while</i> ( $a \wedge \neg b$ )
$C_0$	$c := \mathbf{cnt}$	$c := \mathbf{cnt}$
$C_1$	$\mathbf{cnt} := c + 1$	$\mathbf{cnt} := c + 1$
$C_2$	$\mathbf{cnt} := 0$	$\mathbf{cnt} := 0$
$L_5$	<b>flag<sub>0</sub> := 0</b>	<b>flag<sub>1</sub> := 0</b>

# Constrained Horn Clauses for Weak Memory (Level 1)

**flag<sub>0</sub>** := 0, **flag<sub>1</sub>** := 0, **turn** := 0, **cnt** := 0

$L_0$	<b>flag<sub>0</sub></b> := 1	<b>flag<sub>1</sub></b> := 1
$L_1$	<b>turn</b> := 1	<b>turn</b> := 0
	<i>do</i> {	<i>do</i> {
$L_2$	$a := \mathbf{flag}_1$	$a := \mathbf{flag}_0$
$L_3$	$b := \mathbf{turn}$	$b := \mathbf{turn}$
$L_4$	} <i>while</i> ( $a \wedge b$ )	} <i>while</i> ( $a \wedge \neg b$ )
$C_0$	$c := \mathbf{cnt}$	$c := \mathbf{cnt}$
$C_1$	<b>cnt</b> := $c + 1$	<b>cnt</b> := $c + 1$
$C_2$	<b>cnt</b> := 0	<b>cnt</b> := 0
$L_5$	<b>flag<sub>0</sub></b> := 0	<b>flag<sub>1</sub></b> := 0

▶ Encode threads independently

▶ Write: *NOP*

▶ Read: *havoc*

# Constrained Horn Clauses for Weak Memory (Level 1)

**flag<sub>0</sub> := 0, flag<sub>1</sub> := 0, turn := 0, cnt := 0**

$L_0$	<b>flag<sub>0</sub> := 1</b>	<b>flag<sub>1</sub> := 1</b>
$L_1$	<b>turn := 1</b>	<b>turn := 0</b>
	<i>do</i> {	<i>do</i> {
$L_2$	$a := \mathbf{flag}_1$	$a := \mathbf{flag}_0$
$L_3$	$b := \mathbf{turn}$	$b := \mathbf{turn}$
$L_4$	<i>}while</i> ( $a \wedge b$ )	<i>}while</i> ( $a \wedge \neg b$ )
$C_0$	<b><math>c := \mathbf{cnt}</math></b>	<b><math>c := \mathbf{cnt}</math></b>
$C_1$	<b><math>\mathbf{cnt} := c + 1</math></b>	<b><math>\mathbf{cnt} := c + 1</math></b>
$C_2$	<b><math>\mathbf{cnt} := 0</math></b>	<b><math>\mathbf{cnt} := 0</math></b>
$L_5$	<b>flag<sub>0</sub> := 0</b>	<b>flag<sub>1</sub> := 0</b>

► Encode threads independently

► Write: *NOP*

► Read: *havoc*

$L_0^{T_0}(a, b, c)$	$\leftarrow$	$\top$	<i>//init</i>
$L_1^{T_0}(a, b, c)$	$\leftarrow$	$L_0^{T_0}(a, b, c)$	<i>//skip</i>
$L_2^{T_0}(a, b, c)$	$\leftarrow$	$L_1^{T_0}(a, b, c)$	<i>//skip</i>
$L_3^{T_0}(a', b, c)$	$\leftarrow$	$L_2^{T_0}(a, b, c)$	<i>//havoc a</i>
		...	
$L_0^{T_0}(a, b, c)$	$\leftarrow$	$L_5^{T_0}(a, b, c)$	<i>//repeat</i>
$\perp$	$\leftarrow$	$C_1^{T_0}(a, b, c) \wedge \neg(c = 0)$	<i>//error</i>



# Constrained Horn Clauses for Weak Memory (Level 1)

**flag<sub>0</sub> := 0, flag<sub>1</sub> := 0, turn := 0, cnt := 0**

$L_0$	<b>flag<sub>0</sub> := 1</b>	<b>flag<sub>1</sub> := 1</b>
$L_1$	<b>turn := 1</b>	<b>turn := 0</b>
	<i>do</i> {	<i>do</i> {
$L_2$	$a := \mathbf{flag}_1$	$a := \mathbf{flag}_0$
$L_3$	$b := \mathbf{turn}$	$b := \mathbf{turn}$
$L_4$	<i>}while</i> ( $a \wedge b$ )	<i>}while</i> ( $a \wedge \neg b$ )
$C_0$	$c := \mathbf{cnt}$	$c := \mathbf{cnt}$
$C_1$	$\mathbf{cnt} := c + 1$	$\mathbf{cnt} := c + 1$
$C_2$	$\mathbf{cnt} := 0$	$\mathbf{cnt} := 0$
$L_5$	<b>flag<sub>0</sub> := 0</b>	<b>flag<sub>1</sub> := 0</b>

► Encode threads independently

► Write: *NOP*

► Read: *havoc*

$L_0^{T_0}(a, b, c)$	$\leftarrow$	$\top$	<i>//init</i>
$L_1^{T_0}(a, b, c)$	$\leftarrow$	$L_0^{T_0}(a, b, c)$	<i>//skip</i>
$L_2^{T_0}(a, b, c)$	$\leftarrow$	$L_1^{T_0}(a, b, c)$	<i>//skip</i>
$L_3^{T_0}(a', b, c)$	$\leftarrow$	$L_2^{T_0}(a, b, c)$	<i>//havoc a</i>
		...	
$L_0^{T_0}(a, b, c)$	$\leftarrow$	$L_5^{T_0}(a, b, c)$	<i>//repeat</i>
$\perp$	$\leftarrow$	$C_1^{T_0}(a, b, c) \wedge \neg(c = 0)$	<i>//error</i>

SAT: There is a safety proof.

# Constrained Horn Clauses for Weak Memory (Level 1)

$\mathbf{flag}_0 := 0, \mathbf{flag}_1 := 0, \mathbf{turn} := 0, \mathbf{cnt} := 0$

$L_0$	$\mathbf{flag}_0 := 1$	$\mathbf{flag}_1 := 1$
$L_1$	$\mathbf{turn} := 1$	$\mathbf{turn} := 0$
	$do \{$	$do \{$
$L_2$	$a := \mathbf{flag}_1$	$a := \mathbf{flag}_0$
$L_3$	$b := \mathbf{turn}$	$b := \mathbf{turn}$
$L_4$	$\} \mathbf{while}(a \wedge b)$	$\} \mathbf{while}(a \wedge \neg b)$
$C_0$	$c := \mathbf{cnt}$	$c := \mathbf{cnt}$
$C_1$	$\mathbf{cnt} := c + 1$	$\mathbf{cnt} := c + 1$
$C_2$	$\mathbf{cnt} := 0$	$\mathbf{cnt} := 0$
$L_5$	$\mathbf{flag}_0 := 0$	$\mathbf{flag}_1 := 0$

SAT: There is a safety proof.

► Encode threads independently

► Write: *NOP*

► Read: *havoc*

$L_0^{T_0}(a, b, c)$	$\leftarrow$	$\top$	<i>//init</i>
$L_0^{T_0}(a, b, c)$	$\leftarrow$	$L_0^{T_0}(a, b, c)$	<i>//skip</i>
$L_1^{T_0}(a, b, c)$	$\leftarrow$	$L_0^{T_0}(a, b, c)$	<i>//skip</i>
$L_2^{T_0}(a, b, c)$	$\leftarrow$	$L_1^{T_0}(a, b, c)$	<i>//skip</i>
$L_3^{T_0}(a', b, c)$	$\leftarrow$	$L_2^{T_0}(a, b, c)$	<i>//havoc a</i>
		$\dots$	
$L_0^{T_0}(a, b, c)$	$\leftarrow$	$L_5^{T_0}(a, b, c)$	<i>//repeat</i>
$\perp$	$\leftarrow$	$C_1^{T_0}(a, b, c) \wedge \neg(c = 0)$	<i>//error</i>

UNSAT: *May* be a counterexample.

# Constrained Horn Clauses for Weak Memory (Level 2)

**flag<sub>0</sub> := 0, flag<sub>1</sub> := 0, turn := 0, cnt := 0**

$L_0$	<b>flag<sub>0</sub> := 1</b>	<b>flag<sub>1</sub> := 1</b>
$L_1$	<b>turn := 1</b>	<b>turn := 0</b>
	<i>do</i> {	<i>do</i> {
$L_2$	$a := \mathbf{flag}_1$	$a := \mathbf{flag}_0$
$L_3$	$b := \mathbf{turn}$	$b := \mathbf{turn}$
$L_4$	<i>}while</i> ( $a \wedge b$ )	<i>}while</i> ( $a \wedge \neg b$ )
$C_0$	$c := \mathbf{cnt}$	$c := \mathbf{cnt}$
$C_1$	$\mathbf{cnt} := c + 1$	$\mathbf{cnt} := c + 1$
$C_2$	$\mathbf{cnt} := 0$	$\mathbf{cnt} := 0$
$L_5$	<b>flag<sub>0</sub> := 0</b>	<b>flag<sub>1</sub> := 0</b>

▶ No temporal ordering

- ▶ Write: entails  $W(\mathit{var}, \mathit{value})$
- ▶ Read: asserts  $W(\mathit{var}, \mathit{value})$

$W(0, 0) \leftarrow L_0^{T_0}(a, b, c)$   
 $\quad \quad \quad // \mathbf{flag}_0 := 1$

$L_4^{T_0}(a, b', c) \leftarrow L_3^{T_0}(a, b, c) \wedge W(2, b')$   
 $\quad \quad \quad // b := \mathbf{turn}$

# Constrained Horn Clauses for Weak Memory (Level 2)

**flag<sub>0</sub>** := 0, **flag<sub>1</sub>** := 0, **turn** := 0, **cnt** := 0

$L_0$	<b>flag<sub>0</sub></b> := 1	<b>flag<sub>1</sub></b> := 1
$L_1$	<b>turn</b> := 1	<b>turn</b> := 0
	<i>do</i> {	<i>do</i> {
$L_2$	$a := \mathbf{flag}_1$	$a := \mathbf{flag}_0$
$L_3$	$b := \mathbf{turn}$	$b := \mathbf{turn}$
$L_4$	} <i>while</i> ( $a \wedge b$ )	} <i>while</i> ( $a \wedge \neg b$ )
$C_0$	$c := \mathbf{cnt}$	$c := \mathbf{cnt}$
$C_1$	<b>cnt</b> := $c + 1$	<b>cnt</b> := $c + 1$
$C_2$	<b>cnt</b> := 0	<b>cnt</b> := 0
$L_5$	<b>flag<sub>0</sub></b> := 0	<b>flag<sub>1</sub></b> := 0

SAT: There is a safety proof.

▶ No temporal ordering

- ▶ Write: entails  $W(\mathit{var}, \mathit{value})$
- ▶ Read: asserts  $W(\mathit{var}, \mathit{value})$

$W(0, 0) \leftarrow L_0^{T_0}(a, b, c)$   
// **flag<sub>0</sub>** := 1

$L_4^{T_0}(a, b', c) \leftarrow L_3^{T_0}(a, b, c) \wedge W(2, b')$   
//  $b := \mathbf{turn}$

UNSAT: *May* be a counterexample.

# Constrained Horn Clauses for Weak Memory (Level 3)

**flag<sub>0</sub> := 0, flag<sub>1</sub> := 0, turn := 0, cnt := 0**

$L_0$	<b>flag<sub>0</sub> := 1</b>	<b>flag<sub>1</sub> := 1</b>
$L_1$	<b>turn := 1</b> <i>do</i> {	<b>turn := 0</b> <i>do</i> {
$L_2$	$a := \mathbf{flag}_1$	$a := \mathbf{flag}_0$
$L_3$	$b := \mathbf{turn}$	$b := \mathbf{turn}$
$L_4$	<i>}while</i> ( $a \wedge b$ )	<i>}while</i> ( $a \wedge \neg b$ )
$C_0$	<b><math>c := \mathbf{cnt}</math></b>	<b><math>c := \mathbf{cnt}</math></b>
$C_1$	<b><math>\mathbf{cnt} := c + 1</math></b>	<b><math>\mathbf{cnt} := c + 1</math></b>
$C_2$	<b><math>\mathbf{cnt} := 0</math></b>	<b><math>\mathbf{cnt} := 0</math></b>
$L_5$	<b>flag<sub>0</sub> := 0</b>	<b>flag<sub>1</sub> := 0</b>

## ► Single temporal ordering

- Write: entails  $W(\mathit{var}, \mathit{value})$
- Read: asserts  $W(\mathit{var}, \mathit{value})$
- Every predicate: ordering metadata

$$\begin{array}{ll}
 W(\prec, \prec_{co}, 0, 0, 0) & \leftarrow \top \\
 l_0(\prec, \prec_{co}, 1) & \leftarrow \top \\
 W(\prec, \prec_{co}, e, 0, 1) & \leftarrow l_0(\prec, \prec_{co}, e) \wedge \\
 & W(\prec, \prec_{co}, e', 0, \_) \wedge \\
 & \prec_{co}[e'] + 1 = \prec_{co}[e] \wedge \\
 & \prec[e'] < \prec[e] \\
 l_1(\prec, \prec_{co}, e) & \leftarrow l_0(\prec, \prec_{co}, e') \wedge \\
 & W(\prec, \prec_{co}, e', \_, \_) \wedge \\
 & e' + 1 = e
 \end{array}$$

## Constrained Horn Clauses for Weak Memory (Level 3)

- ▶  $SRC(vars) \wedge edge(vars, vars') \implies TARGET(vars')$
- ▶  $SRC(vars, \mathbf{ord}) \wedge edge(vars, vars') \wedge \mathbf{consistent}(\mathbf{ord}, \dots) \implies T.(vars', \mathbf{ord})$

## Constrained Horn Clauses for Weak Memory (Level 3)

- ▶  $SRC(vars) \wedge edge(vars, vars') \implies TARGET(vars')$
- ▶  $SRC(vars, \mathbf{ord}) \wedge edge(vars, vars') \wedge \mathbf{consistent}(\mathbf{ord}, \dots) \implies T.(vars', \mathbf{ord})$ 
  - ▶ the current edge can be added without causing new inconsistencies

## Constrained Horn Clauses for Weak Memory (Level 3)

- ▶  $SRC(vars) \wedge edge(vars, vars') \implies TARGET(vars')$
- ▶  $SRC(vars, \mathbf{ord}) \wedge edge(vars, vars') \wedge \mathbf{consistent}(\mathbf{ord}, \dots) \implies T.(vars', \mathbf{ord})$ 
  - ▶ the current edge can be added without causing new inconsistencies

SAT: There is a safety proof.

UNSAT: *Must* be a counterexample.



# Constrained Horn Clauses for Weak Memory (Level 3)

- ▶  $SRC(vars) \wedge edge(vars, vars') \implies TARGET(vars')$
- ▶  $SRC(vars, \mathbf{ord}) \wedge edge(vars, vars') \wedge \mathbf{consistent}(\mathbf{ord}, \dots) \implies T.(vars', \mathbf{ord})$ 
  - ▶ the current edge can be added without causing new inconsistencies

SAT: There is a safety proof.

UNSAT: *Must* be a counterexample.

- ▶ Proof-of-concept implementation: 🗣️ Thorn (Theta + HORN)
- ▶ Full Peterson example: 📄 CHCs for Weak Memory `</>` `peterson.smt2`  
*Thank you, Gidon!*

# Constrained Horn Clauses for Weak Memory (Level 3)

- ▶  $SRC(vars) \wedge edge(vars, vars') \implies TARGET(vars')$
- ▶  $SRC(vars, \mathbf{ord}) \wedge edge(vars, vars') \wedge \mathbf{consistent}(\mathbf{ord}, \dots) \implies T.(vars', \mathbf{ord})$ 
  - ▶ the current edge can be added without causing new inconsistencies

SAT: There is a safety proof.

UNSAT: *Must* be a counterexample.

- ▶ Proof-of-concept implementation: 🗨️ Thorn (Theta + HORN)
- ▶ Full Peterson example: 📄 CHCs for Weak Memory `</>` peterson.smt2  
*Thank you, Gidon!*
- ▶ Witnesses proposal: 📄 Software Verification Witnesses for Weak Memory  
*Thank you, Marian!*